I-cache
112

convert
X86 to
native
136

super
scalar
align/
slotting
138

MUX

native
RISC
execution
pipeline
120

100

PSW 190

ISA
194

CC
196

SC
206

instruction data

ISA select
178

execution
profile
400

memory
modification
monitor

prober   600

Physical Instruction
Pointer Map
(PIPM)   602

X86
operating
system

X86 code

306

translated
native
code

translated
native
code

translated
native
code

hot spot
detector
122

native
tapestry
code

118

TAXi
translator
124

X86
program

X86 code

X86 code

physical memory

disk

I-TLB

Page Frame
Attribute
Table
(PFAT)

172

174

IP
114

virtual
to
physical
address
translation
170
page tables

174

ISA   184

calling
convention
186

modification
protect

probe
classes

Fig. 1a

FIG. 1B

FIG. 1C

100

Page Table

Logical Address

segment	offset

Page Directory

Page Table

physical memory

X86 segment translation

Linear Address or Virtual Address

176

176

PFAT 172

118

170

174

TLB

174

624

	ISA 180	XP 186	FAR CALL	Near Call	Near Jump	Cond Jump	JNZ
7	6	5	4	3	2	1	0

Memory Mapping

FIG. 1D

190

			ISA	XP (CC)	c1s1	c1s0	c0s1	c0s0

194 196 ← SIZES →

63 56

← Modes →   198

pnz	pez	v86	real	smm		TAXi ACTIVE	

55 48

	CONTROL TRANSFER				FLOATING-POINT ← TOP-OF-STACK →		

47 40

← PSEUDO FLOATING - POINT TAG WORD →							

39 32

31 24

23 16

192

15 8

|							

7 0

FIG. 1E

I-TLB PROPERTY BITS	DECODED PROPERTY VALUES			PROTECTED	INSTRUCTIONS SENT TO:	COLLECT PROFILE TRACE-PACKETS?	PROBE FOR TRANSLATED CODE	I/O MEMORY REFERENCE EXCEPTIONS
	ISA 194	CC 200		INTERPRETATION				
00	TAP	TAP	NO	NATIVE CODE OBSERVING NATIVE RISCy CALLING CONVENTIONS	NATIVE DECODER	NO	NO	FAULT IF SEG.tio
01	TAP	x86	NO	NATIVE CODE OBSERVING x86 CALLING CONVENTIONS	NATIVE DECODER	NO	NO	FAULT IF SEG.tio
10	x86	x86	NO	x86 CODE, UNPROTECTED - *TAX!* PROFILE COLLECTION ONLY	x86 HW CONVERTER	IF ENABLED	NO	TRAP IF PROFILING
11	x86	x86	YES	x86 CODE, PROTECTED - *TAX!* CODE MAY BE AVAILABLE	x86 HW CONVERTER	IF ENABLED	BASED ON I-TLB PROBE ATTRIBUTES	TRAP IF PROFILING

180,182, 184,186   184,186

FIG. 2A

204

TRANSITION (SOURCE => DEST) ISA & CC PROPERTY VALUES	HANDLER ACTION
212 — 00 => 00	NO TRANSITION EXCEPTION
214 — 00 => 01	VECT_xxx_X86_CC EXCEPTION - HANDLER CONVERTS FROM NATIVE TO x86 CONVENTIONS
216 — 00 => 1x	VECT_xxx_X86_CC EXCEPTION - HANDLER CONVERTS FROM NATIVE x86 CONVENTIONS, SETS UP EXPECTED EMULATOR AND PROFILING STATE
218 — 01 => 00	VECT_xxx_TAP_CC EXCEPTION - HANDLER CONVERTS FROM x86 TO NATIVE CONVENTIONS
220 — 01 => 01	NO TRANSITION EXCEPTION
222 — 01 => 1x	VECT_X86_ISA EXCEPTION [CONDITIONAL BASED ON PCW.X86_ISA_ENABLE FLAG] - SETS UP EXPECTED EMULATOR AND PROFILING STATE
224 — 1x => 00	VECT_xxx_TAP_CC EXCEPTION - HANDLER CONVERTS FROM x86 TO NATIVE CONVENTIONS
226 — 1x => 01	VECT_TAP_ISA EXCEPTION [CONDITIONAL BASED PCW.TAP_ISA_ENABLE FLAG] - NO CONVENTION CONVERSION NECESSARY
228 — 1x => 10	NO TRANSITION EXCEPTION - [PROFILE COMPLETE POSSIBLE, PROBE POSSIBLE]
230 — 1x => 11	NO TRANSITION EXCEPTION - [PROFILE COMPLETE POSSIBLE, PROBE NOT POSSIBLE]

FIG. 2B

	NAME	DESCRIPTION	TYPE
242	VECT_call_X86_CC	PUSH ARGS, RETURN ADDRESS, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION
244	VECT_jump_X86_CC	SET UP x86 STATE	FAULT ON TARGET INSTRUCTION
246	VECT_ret_no_fp_X86_CC	RETURN VALUE TO EAX:EDX, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION
248	VECT_ret_fp_X86_CC	RETURN VALUE TO x86 FP STACK, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION
250	VECT_call_TAP_CC	x86 STACK ARGS, RETURN ADDRESS TO REGISTERS	FAULT ON TARGET INSTRUCTION
252	VECT_jump_TAP_CC	x86 STACK ARGS TO REGISTERS	FAULT ON TARGET INSTRUCTION
254	VECT_ret_no_fp_TAP_CC	RETURN VALUE TO RV0	FAULT ON TARGET INSTRUCTION
256	VECT_ret_any_TAP_CC	RETURN TYPE UNKNOWN, SETUP RV0 AND RVDP	FAULT ON TARGET INSTRUCTION

FIG. 2C

DISTINGUISHED TAPESTRY PROCESS   311

VIRTUAL X86   310

TAPESTRY PROCESS

397

X86 THREAD

X86 THREAD   383

382

CALL ①

TAPESTRY LIBRARY
X86 ENTRY: 308

TRANSITION 384 ②

INTERPRET XD TO MOVE ARGUMENTS TO TAPESTRY HOMES

NATIVE ENTRY:

393

XD ← ...
JALR CALL

394

TRANSITION 386

⑤

389

INTERRUPT 388

385

⑦

20

21

11

12

302   304

10

JALR RETURN

④ 23

13

X86 OS (e.g. MS WINDOWS) INTERRUPT ENTRY   RESUME

306

TAXi CODE

9

314

320

X86 EMULATOR

350   352   316

DELIVER INTERRUPT

X86-TO-TAPESTRY TRANSITION
CASE CALL "00"
   MOVE PARAMETERS FROM MEMORY STACK TO REGISTERS
   XD ← 0

INTERRUPT/EXCEPTION ENTRY:
⋮
360

ELSE IF DIRECTED TO X86 SAVE TAPESTRY CONTEXT IN ALLOCATED SAVE SLOT

EIP<1:0> ← "10"

⑧

⑥ 340

TAPESTRY-TO-X86 TRANSITION:

CASE CALL :

CASE RETURN:
⋮

③

CASE "10" OR "11" RETURN:
MOVE FUNCTION RETURN VALUE FROM X86 HOME TO TAPESTRY HOME

CASE RESUME FROM EXCEPTION
RESTORE TAPESTRY CONTEXT FROM SAVE SLOT

14

22   TAPESTRY OS 312

FIG. 3A

FLAT 32-BIT "NEAR" ADDRESS SPACE

TRANSPARENCY:
. x86 CODE ADHERES TO TRADITIONAL
  x86 STACK-BASED CONVENTIONS
. RISC USES HIGHER PERFORMANCE
  REGISTER-BASED CONVENTIONS
. CALLER HAS NO KNOWLEDGE
  OF CALLEE'S ISA
. CALLEE HAS NO KNOWLEDGE
  OF ISA TO WHICH IT WILL RETURN

x86? RISC?

x86? RISC?

CALL

RET

FIG. 3B

FLAT 32-BIT "NEAR" ADDRESS SPACE

x86
304

RISC
308

x86

384

CALL?

300

RET?

386

RET?

x86→RISC TRANSITION: MAP x86 CALL TO RISC 322 (FIG. 3H)	RISC→x86 TRANSITION: MAP x86 RETURN TO RISC 342 (FIG. 3I)	NO ISA TRANSITION: NO MAPPING REQUIRED

FIG. 3C

FLAT 32-BIT "NEAR" ADDRESS SPACE

RISC
391

x86

392

RISC

CALL?

RET?

RET?

RISC→x86 TRANSITION: MAP RISC CALL TO x86 340 (FIG. 3I)	x86→RISC TRANSITION: MAP RISC RETURN TO x86 329, 332 (FIG. 3H)	NO ISA TRANSITION: NO MAPPING REQUIRED

FIG. 3D

FLAT 32-BIT "NEAR" ADDRESS SPACE

x86

x86

RISC

CALL?

CALL?

RET?

x86→RISC TRANSITION:
MAP RISC RETURN TO x86

329, 332   (FIG. 3H)

RISC→x86 TRANSITION:
MAP RISC CALL TO x86

343-348   (FIG. 3I)

NO ISA TRANSITION:
NO MAPPING REQUIRED

FIG. 3E

FLAT 32-BIT "NEAR" ADDRESS SPACE

RISC

x86

RISC

CALL?

CALL?

RET?

| RISC→x86 TRANSITION: MAP x86 RETURN TO RISC 342 (FIG. 3I) | x86→RISC TRANSITION: MAP x86 CALL TO RISC 322 (FIG. 3H) | NO ISA TRANSITION: NO MAPPING REQUIRED |

FIG. 3F

x86 PREAMBLE:
    (NEED NOT BE INLINE)

    - LOAD REGISTER ARGS

    FILL-IN RXA (RETURN TRANSFER ARGUMENT AREA)

<u>319</u>

GENERAL _ENTRY:

XD == 0?

<u>317</u>

YES

NO

NATIVE_ENTRY:
NATIVE PREAMBLE:
    (TYPICALLY VACUOUS)

    -VARARGS

    -AP FOR A VERY BIG ARGUMENT LIST

<u>318</u>

OMIT IF
NATIVE_ONLY

FUNCTION BODY:

   SET UP XD:
   XD ←—<i><DESCRIPTOR_CONSTANT></i>

RET

FIG. 3G

320

X86-to Tapestry transition exception handler

```
// This handler is entered under the following conditions:
// 1. An x86 caller invokes a native function
// 2. An x86 function returns to a native caller
// 3. x86 software returns to or resumes an interrupted native function following
//    an external asynchronous interrupt, a processor exception, or a context switch
                    ┌─321
dispatch on the two least-significant bits of the destination address        {
case"00"         // calling a native subprogram
    // copy linkage and stack frame information and call parameters from the memory
    // stack to the analogous Tapestry registers
    LR ←─[SP++]           // set up linkage register ──323
    AP ←─SP              // address of first argument──324
    SP ←─SP - 8          // allocate return transfer argument area ──326
    SP ←─SP & (-32)      // round the stack pointer down to a 0 mod 32 boundary ──327
    XD←─0               // inform callee that caller uses X86 calling conventions ──328
case "01"        // resuming an X86 thread suspended during execution of a native routine
    if the redundant copies of the save slot number in EAX and EDX do not match or if
        the redundant copies of the timestamp in EBX:ECX and ESI:EDI do not match {  ──371
        // some form of bug or thread corruption has been detected
        goto TAPESTRY_CRASH_SYSTEM( thread-corruption-error-code ) ── 372
    }
    save the EBX:ECX timestamp in a 64-bit exception handler temporary register ──373
        (this will not be overwritten during restoration of the full native context)
    use save slot number in EAX to locate actual save slot storage──374
    restore full entire native context (includes new values for all x86 registers)──375
    if save slot's timestamp does not match the saved timestamp { ──376
        // save slot has been reallocated; save slot exhaustion has been detected
        goto TAPESTRY_CRASH_SYSTEM( save-slot-overwritten-error-code )──377
    }
    free the save slot ──378
case"10"         // returning from X86 callee to native caller, result already in registers
    RV0<63:32> ←─edx<31:00>          // in case result is 64 bits ──333
    convert the FP top-of-stack value from 80 bit X86 form to 64-bit form in RVDP ──334
    SP ←─ESI                          // restore SP from time of call ──337
case"11"         // returning from X86 callee to native caller, load large result from memory
    RV0..RV3 ←─ load 32 bytes from [ESI-32] // (guaranteed naturally aligned) ──330
    SP ←─ESI                          // restore SP from time of call ──337
}
EPC←─EPC & -4        // reset the two low-order bits to zero ──336
RFE ──338
```

370

322

332

329

FIG. 3H

340

```
Tapestry-to-X86 transition exception handler
    // This handler is entered under the following conditions:
    // 1. a native caller invokes an x86 function
    // 2. a native function returns to an x86 caller
    switch on XD<3:0> {                          341

        XD_RET_FP:                  // result type is floating point
            FO/FI ← FINFLATE.de( RVDP)   // X86 FP results are 80 bits
            SP ← from RXA save        // discard RXA, pad, args
            FPCW ← image after FINIT & push // FP stack has 1 entry
            goto EXIT

        XD_RET_WRITEBACK:            // store result to @RVA, leave RVA in eax
            RVA ← from RXA save       // address of result area
            copy decode(XD<8:4>) bytes from RV0..RV3 to [RVA]
            eax ← RVA                 // X86 expects RVA in eax       342
            SP ← from RXA save        // discard RXA, pad, args
            FPCW ← image after FINIT     // FP stack is empty
            goto EXIT

        XD_RET_SCALAR:          // result in eax:eda
            edx<31:00> ← eax<63:32>   // in case result is 64 bits
            SP ← from RXA save        // discard RXA, pad, args
            FPCW ← image after FINIT     // FP stack is empty
            goto EXIT

        XD_CALL_HIDDEN_TEMP:   // allocate 32 byte aligned hidden temp   343
            esi ← SP                   // stack cut back on return
            SP ← SP - 32               // allocate max size temp          344
            RVA ← SP                   // RVA consumed later by RR
            LR<1:0> ← "11"             // flag address for return & reload
            goto CALL_COMMON                                              345

        default:                   // remaining XD_CALL_xxx encodings
            esi ← SP                   // stack cut back on return
            LR<1:0> ← "10"             // flag address for return      343
    CALL_COMMON:                                                       346
            interpret XD to push and/or reposition args   347
            [--SP] ← LR                // push LR as return address
    EXIT:                                                              348
            setup emulator context and profiling ring buffer pointer
    }
    RFE       349
}                                        // to original target
```

FIG. 31

350

```
interrupt/exception handler of Tapestry operating system:
    // Control vectors here when a synchronous exception or asynchronous interrupt is to be
    // exported to / manifested in an x86 machine.

// The interrupt is directed to something within the virtual X86, and thus there is a possibility
// that the X86 operating system will context switch.  So we need to distinguish two cases:
//   either the running process has only X86 state that is relevant to save, or
//    there is extended state that must be saved and associated with the current machine context
//        (e.g., extended state in a Tapestry library call in behalf of a process managed by X86 OS)
if execution was interrupted in the converter – EPC.ISA == X86 {
        // no dependence on extended/native state possible, hence no need to save any      351
        goto EM86_Deliver_Interrupt( interrupt-byte )
} else if EPC.Taxi_Active {
        // A Taxi translated version of some X86 code was running.  Taxi will rollback to an
        // x86 instruction boundary.  Then, if the rollback was induced by an asynchronous external
        // interrupt, Taxi will deliver the appropriate x86 interrupt.  Else, the rollback was induced   353
        // by a synchronous event so Taxi will resume execution in the converter, retriggering the
        // exception but this time with EPC.ISA == X86
        goto TAXi_Rollback( asynchronous-flag, interrupt-byte )
} else if EPC.EM86 {
        // The emulator has been interrupted.  The emulator is coded to allow for such
        // conditions and permits re-entry during long running routines (e.g. far call through a gate)   354
        // to deliver external interrupts
        goto EM86_Deliver_Interrupt( interrupt-byte )
} else {
        // This is the most difficult case - the machine was executing native Tapestry code on
        // behalf of an X86 thread.  The X86 operating system may context switch.  We must save
        // all native state and be able to locate it again when the x86 thread is resumed.
            361
        allocate a free save slot; if unavailable free the save slot with oldest timestamp and try again
        save the entire native state (both the X86 and the extended state)          362
        save the X86 EIP in the save slot                                              363
        overwrite the two low-order bits of EPC with "01" (will become X86 interrupt EIP)       360
        store the 64-bit timestamp in the save slot, in the X86 EBX:ECX register pair (and,      364
              for further security, store a redundant copy in the X86 ESI:EDI register pair)
        store the a number of the allocated save slot in the X86 EAX register (and, again for    365
              further security, store a redundant copy in the X86 EDX register)
        goto EM86_Deliver_Interrupt( interrupt-byte )
}                                                                      369
```

FIG. 3J

```
typedef struct {
    save_slot_t *       newer,          // pointer to next-most-recently-allocated save slot
    save_slot_t *       older;          // pointer to next-older save slot                    379c
    unsigned int64      epc;            // saved exception PC/IP
    unsigned int64      pcw;            // saved exception PCW (program control word)
    unsigned int64      registers[63];  // save the 63 writeable general registers            356    355
    ...                                 // other words of Tapestry context
    timestamp_t         timestamp;      // timestamp to detect buffer overrun
    int                 save_slot_ID;   // ID number of the save slot                         358
    boolean             save_slot_is_full;   // full / empty flag                             357
} save_slot_t;                                                                                359

save_slot_t *       save_slot_head;     // pointer to the head of the queue
save_slot_t *       save_slot_tail;     // pointer to the tail of the queue                   379a
                                                                                              379b
```

system initialization
    reserve several pages of unpaged memory for save slots

FIG. 3K

FLAT 32-BIT "NEAR" ADDRESS SPACE

x86
304
(15)
395
RET
(17)

RISC 380
XD ← CALL-DESC
CALL 393
394
396
389
388
317, 319

x86 PREAMBLE
385
XD ← RET-DESC
RET 391

(18)
(7)
(13)
(5)
(1)
CALL
392
(2) 308
(4)

(3)

PREPARE x86 EXCEP. OR INT. 360

ALLOC FREE OR OLDEST SAVE SLOT
STORE TIMESTAMP & FULL STATE
x86 REGS ← SAVE SLOT ID,
        TIMESTAMP
EPC<1:0> ← 01

HANDLER: x86 TO RISC

EPC<1:0> == 00: 322
  LR ← [SP]
  SP ← SP + 4
  AP ← SP
  SP ← SP - 8   // RET AREA
  SP ← SP & (-32)
  XD ← 0

306,316,302
(12)
x86 SW
(8)
340

HANDLER: RISC TO x86

XD CONTAINS RETURN-DESCRIPTOR:
  INTERPRET XD: 342
    - REFORMAT / REPOSTION RESULT
    - LOAD FPCW
  SP ← [SP] // POP RA AND ARGS

XD CONTAINS CALL-DESCRIPTOR:
  ESI ← SP
  INTERPRET XD, REPOSITION ARGS
  LR<1:0> ← 1x PER XD
  PUSH LR AS RA (RET ADDR)

(6)
(16)

EPC<1:0> == 01: 370
x86 REGS POINTS TO SAVE SLOT
USING TS VERIFY NO OVERWRITE
RESTORE FULL STATE
FREE SAVE SLOT
EPC<1:0> ← 00

(14)

EPC<1:0> == 1x: 329 332
REFORMAT / REPOSTION THE
FUNCTION RESULT PER EPC<0>
SP ← ESI
EPC<1:0> ← 00

(19)

320

FIG. 3L

FIG. 3M

FLAT 32-BIT "NEAR" ADDRESS SPACE ⎯⎯ **380**

x86

RISC

388

389

⑦

⑬

391

INITIATE x86 EXCEP. OR INT. ⎯ 360
ALLOC FREE OR OLDEST SAVE SLOT
STORE TIMESTAMP & FULL STATE
x86 REGS ⟵ SAVE SLOT ID, TIMESTAMP
EPC<1:0> ⟵ 01

⑫ (x86 SW) ⑧

316,306,
302,306

HANDLER: x86 TO RISC
EPC<1:0> == 00:

EPC<1:0> == 01:
    x86 REGS POINTS TO SAVE SLOT
    USING TS VERIFY NO OVERWRITE
    RESTORE FULL STATE
    FREE SAVE SLOT
    EPC<1:0> ⟵ 00   **370**

EPC<1:0> == 1x:

⑭

320

FIG. 3N

FLAT 32-BIT "NEAR" ADDRESS SPACE

x86

RISC

XD←CALL-DESC
CALL

395

393

394

396

RET

15

17

18

16

380

392

391

340

HANDLER: RISC TO x86
XD CONTAINS RETURN-DESCRIPTOR:

HANDLER: x86 TO RISC
EPC<1:0> == 00:

EPC<1:0> == 01:

XD CONTAINS CALL-DESCRIPTOR:
    ESI←SP
    INTERPRET XD, REPOSITION ARGS
    LR<1:0> ←1x PER XD
    PUSH LR AS RA (RET ADDR)

EPC<1:0> == 1x:
    REFORMAT / REPOSITION THE
    FUNCTION RESULT PER EPC<0>
    SP←ESI
    EPC<1:0> ←00   329

19

332

320

FIG. 3O

RFE FROM EMULATOR

JLT NOT TAKEN (NO PACKET ENTRY)

PAGE FRAME X

PAGE FRAME Z

TIMER EXPIRES HERE ENABLING COLLECTION OF THE NEXT PROFILE TRACE-PACKET.

a:

frstor

b:

5

6

d:

jlt

?

INSTRUCTION STRADDLES PAGE FRAME X INTO FRAME SUCC(X) =Y.

c: call

f:

g:

h:

TS, 1;

7

2

450

e:ret

FINAL EDGE RECORDED IN 7 ENTRY PROFILE TRACE-PACKET.

i: je

j:

3

k:

l: jne

m:

4

JCC'S TAKEN

PAGE FRAME Y

7 ENTRY TRACE PACKET

ENTRY	EVENT CODE	DONE ADDR	NEXT ADDR
	64 BIT TIME STAMP		
1	RET	x86 CONTEXT	phys X:f
2	NEW PAGE	phys Y:g	phys Y:h
3	JCC FORWARD	phys Y:i	phys Y:k
4	JNZ BACKWARD	phys Y:l	phys X:a
5	SEQ; ENV CHANGE	x86 CONTEXT	phys X:b
6	IP-REL NEAR CALL	phys X:c	phys Z:d
7	NEAR RET	phys Z:e	phys X:f

420

430
440, 454
440
440
430
440
440

FIG. 4A

SOURCE	CODE 402	EVENT	PROFILEABLE EVENT 414 REUSE EVENT CODE	416	INITIATE PACKET 418	PROBEABLE EVENT 610	PROBE EVENT BIT-ITLB PROBE ATTRIBUTE OR EMULATOR PROBE 612
412 { RFE (CONTEXT_AT_POINT ENTRY)	0.0000	DEFAULT (x86 TRANSPARENT) EVENT, REUSE ALL CONVERTER VALUES	YES		NO		REUSE EVENT CODE
	0.0001	SIMPLE x86 INSTRUCTION COMPLETION (REUSE EVENT CODE)	YES		NO		REUSE EVENT CODE
	0.0010	PROBE EXCEPTION FAILED	YES		NO		REUSE EVENT CODE
	0.0011	PROBE EXCEPTION FAILED, RELOAD PROBE TIMER	YES		NO		REUSE EVENT CODE
	0.0100	FLUSH EVENT	NO	NO	NO	NO	.
	0.0101	SEQUENTIAL; EXECUTION ENVIRONMENT CHANGED - FORCE EVENT	NO	YES	NO	NO	.
	0.0110	FAR RET	NO	YES	YES	NO	.
410	0.0111	IRET	NO	YES	NO	NO	.
	0.1000	FAR CALL	NO	YES	YES	YES	FAR CALL
	0.1001	FAR JMP	NO	YES	YES	NO	.
	0.1010	SPECIAL; EMULATOR EXECUTION, SUPPLY EXTRA INSTRUCTION DATA[a]	NO	YES	NO	NO	.
	0.1011	ABORT PROFILE COLLECTION	NO	NO	NO	NO	.
	0.1100	x86 SYNCHRONOUS/ ASYNCHRONOUS INTERRUPT W/PROBE (GRP 0)	NO	YES	YES	YES	EMULATOR PROBE
	0.1101	x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT (GRP 0)	NO	YES	YES	NO	.
	0.1110	x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT W/PROBE (GRP 1)	NO	YES	YES	YES	EMULATOR PROBE
	0.1111	x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT (GRP 1)	NO	YES	YES	NO	.
404 { CONVERTER (NEAR_EDGE ENTRY)	1.0000	IP-RELATIVE JNZ FORWARD (OPCODE: 75, 0F 85)	NO	YES	YES	NO	.
	1.0001	IP-RELATIVE JNZ BACKWARD (OPCODE: 75, 0F 85)	NO	YES	YES	YES	JNZ
	1.0010	IP-RELATIVE CONDITIONAL JUMP FORWARD - (JCC, JCXZ, LOOP)	NO	YES	YES	NO	.
	1.0011	IP-RELATIVE CONDITIONAL JUMP BACKWARD - (JCC, JCXZ, LOOP)	NO	YES	YES	YES	COND JUMP
	1.0100	IP-RELATIVE, NEAR JMP FORWARD (OPCODE: E9, EB)	NO	YES	YES	NO	.
	1.0101	IP-RELATIVE, NEAR JMP BACKWARD (OPCODE: E9, EB)	NO	YES	YES	YES	NEAR JUMP
	1.0110	RET/RET IMM16 (OPCODE C3, C2 /W)	NO	YES	YES	NO	.
	1.0111	IP-RELATIVE, NEAR CALL (OPCODE: E8)	NO	YES	YES	YES	NEAR CALL
	1.1000	REPE/REPNE CMPS/SCAS (OPCODE: A6, A7, AE, AF)	NO	YES	NO	NO	.
	1.1001	REP MOVS/STOS/LDOS (OPCODE: A4, A5, AA, AB, AC, AD)	NO	YES	NO	NO	.
	1.1010	INDIRECT NEAR JMP (OPCODE: FF /4)	NO	YES	YES	NO	.
	1.1011	INDIRECT NEAR CALL (OPCODE: FF /2)	NO	YES	YES	YES	NEAR CALL
	1.1100	LOAD FROM I/O MEMORY (TLB.ASI !=0) (NOT USED IN T1)	NO	YES	NO	NO	.
	1.1101	AVAILABLE FOR EXPANSION	NO	NO	NO	NO	.
	1.1110	DEFAULT CONVERTER EVENT; SEQUENTIAL 406	NO	NO	NO	NO	.
	1.1111	NEW PAGE (INSTRUCTION ENDS ON LAST BYTE OF A PAGE FRAME OR STRADDLES ACROSS A PAGE FRAME BOUNDARY) 408	NO	YES	NO	NO	.

FIG. 4B

435 x86 FP STACK STATE

PSEUDO-FTW

fcw.ST

mbz

434 Taxi_Control.special_opcode

433 Modes — real | smm | pez | v86

432 Sizes — c1s1 | c1s0 | c0s1 | c0s0 | pnz

431 0 0 0

EVENT CODE 436

NEXT: FIRST BYTE PAGE FRAME # 438

NEXT: FIRST BYTE OFFSET 439

Context_At_Point profile trace-packet entry 430

FIG. 4C

441 [ALWAYS >0]

DONE: LENGTH

DONE: LAST BYTE PAGE FRAME # 444

DONE: FIRST BYTE OFFSET 445

CONVERTER EVENT 446

NEXT: FIRST BYTE PAGE FRAME # 448

NEXT: FIRST BYTE OFFSET 449

Near_Edge profile trace-packet entry 440

FIG. 4D

452

PREVIOUS
PROFILED
EVENT

453

450

DONE
x86
INST

451

NEXT
x86
INST

456

455

```
6 6 6 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2
```

EVENT CODE   NEXT: FIRST BYTE OFFSET

452a

```
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
```

NEXT: FIRST BYTE PAGE FRAME #

445

DONE: FIRST BYTE OFFSET

444, 453a

DONE: LAST BYTE PAGE FRAME #

448, 456a

449

NEXT: FIRST BYTE OFFSET

441

DONE: LENGTH
[ALWAYS 0]

406

CONVERTER EVENT

454

NEXT: FIRST BYTE PAGE FRAME #

```
6 6 6 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2
```

```
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
```

```
6 6 6 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2
```

```
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
```

FIG. 4E

452

PREVIOUS
EVENT

450

DONE
x86
INST

453

458

NEXT
x86
INST

457

EVENT CODE | NEXT: FIRST BYTE PAGE FRAME # | NEXT: FIRST BYTE OFFSET

452a

455

6 6 6 6 5 5 5 5 5 5 4 4 4 4 4 4 4 3 3 3 3 3 3
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1

445

DONE: LENGTH [ALWAYS 0] | DONE: LAST BYTE PAGE FRAME # | DONE: FIRST BYTE OFFSET

441

444, 453a

454

6 6 6 6 5 5 5 5 5 5 4 4 4 4 4 4 4 3 3 3 3 3 3
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1

CONVERTER EVENT | NEXT: FIRST BYTE PAGE FRAME # | NEXT: FIRST BYTE OFFSET

446

449

458a

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1

FIG. 4F

FIG. 4G

676 PROBE | 464 PROF | 466 TIO | 468 UNPR | 470 Global_Taxi_Enables — sizes | 472 modes

c1s1 | c1s0 | c0s1 | c0s0 | pnz | pez | v86 | REAL | SMM

474 Special_opcode | 478 Packet_Reg_Last | 476 Packet_Reg_First

6 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3 3 3 3 3
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2

494 Profile_Timer_Reload_Constant | 632 Probe_Timer_Reload_Constant

3 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

Taxi_Control processor register 460

FIG. 4H

482 pact | MBZ | 670 Decoded_Probe_Event | 620 MBZ | Probe_Mask | 484 preq | MBZ | 487 Event_Code_Latch | 486 MBZ | 489 Packet_Reg

3 3 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

Taxi_State processor register 480

FIG. 4I

492 Profile_Timer | 630 Probe_Timer

3 3 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

Taxi_Timers processor register 490

FIG. 5A

EVENTS
pe_{init} = "initiate packet" profile event —418
$pe_{\overline{init}}$ = non-"initiate packet" profile event
pe = any profile event —416
te = timer expiry
ap = abort packet

STATE VARIABLES
PR = Profile_Request flag —488
PA = Profile_Active flag —482

RULES
te EVENT:
PR ← 1

$\overline{PR}$ & $\overline{PA}$ & pe_{init}:
PR ← 0
PA ← 1
Init Packet_Reg
Save Timestamp
Log Event (CAP)
Full Packet? / Packet_Reg++

PA & pe:
Log Event (CAP or NE)
Full Packet? / Packet_Reg++

FULL PACKET:
PA ← 0
profile exception

ap EVENT:
PA ← 0

In the diagram:

510 RESET

State $\overline{PR}$ & $\overline{PA}$ 512
pe, ap 514
516
te

State PR & $\overline{PA}$ 518
520 $pe_{\overline{init}}$, te, ap
522 546
pe_{init}

524 Init Packet_Reg; Save Timestamp; Log Event (CAP)

526 Packet_Reg++ < Packet_Reg_Last
YES / NO

528

548 PROFILE EXCEPTION

536 PROFILE EXCEPTION
538 YES

532
534 LOG EVENT (CAP OR NE)
pe

State $\overline{PR}$ & PA 530
550 ap
te

540

544 LOG EVENT (NE OR CAP)
pe

Packet_Reg++ < Packet_Reg_Last
YES / NO

State PR & PA 542
te
552 ap

TAXi profile entry generation

554

562   563 BRANCH
           PREDICTED
           TAKEN

CONVERTER EVENT CODE

INST STRADDLES OR ENDS ON A PAGE BOUNDARY

UNCONDITIONAL/NON CONTROL TRANSFER

CONVERTER ACTIVE

| TAXi_STATE 520 | x86 INSTRUCTION DECODE 556 |

486
487
482

584   586

1 1 1

558   16 559   12 561   16 560

| DEFAULT OR NEW PAGE EVENT CODE |

| CURRENT LENGTH | CURRENT LAST BYTE PAGE FRAME | CURRENT FIRST BYTE PAGE OFFSET | CURRENT FIRST BYTE PAGE FRAME |

LATCHED
DONE STATE   558   559   561

4   16   12

4   578

MUX

580   576

4

EVENT_
CODE_
LATCH
<3:0>
(EVENT_
CODE)

| DONE LENGTH | DONE LAST BYTE PAGE FRAME | DONE FIRST BYTE PAGE OFFSET |

560

590   582

PACT

568   569   570

| DONE ADDRESS 572 |

CONDITIONAL
BRANCH
EVENT CODE
RESOLUTION

| x86 EXECUTION CONTEXT 574 |

RFE
EVENT
CODE

588

4   591

590a

"0"

596a

28   28

MUX

MUX

596b

598   590b

MUX

EVENT_
CODE_
LATCH
4:4
(EVENT_
FROM_
CONVERTER)

566   4   28   4   16   12

4   592

| TAXi_PROFILE_ENTRY PROCESSOR REGISTER 594 |

| CURRENT EVENT CODE |

LAST CONVERTER
RECIPE INSTRUCTION
COMPLETES
FROM W STAGE

64

5

TO W STAGE TO UPDATE
EVENT_CODE_LATCH

FIG. 5B

x86 IP PHYSICAL ADDRESS	

PIPM
602

x86 PHYSICAL ADDRESS	642

c1s1

c1s0

c0s1

c0s0

646

pnz

pez

v86

real

smm

640

FLOATING-POINT TOP OF STACK
FLOATING-POINT TAGS
FLOATING-POINT CONTROL WORD

648

ADDRESS OF TAXi TRANSLATED
NATIVE CODE

644

FIG. 6A

EVENT CODE FROM RFE RESTARTING CONVERTER
OR MAPPING OF CONVERTER'S x86 OPCODE

RFE OR PREVIOUS CONVERTER CYCLE

592 — /5

486, 487

EVENT CODE LATCH ◁ USE LATCHED
RFE EVENT CODE

RFE EVENT
DECODE

CLEAR Taxi_State.pact

PROBE FAILED RFE

PROBE TIMER RELOAD

NEXT INSTRUCTION CYCLE

/5

TABLE 3   650
EVENT CODE
664   PLA 662
665   FAR 663 NEAR 661
      CALL NEAR JUMP Jnz 660
EMULATOR CALL   COND
PROBE NEAR   JUMP
          CALL

INITIATE PACKET — 418

PROFILEABLE EVENT — 416

PROBEABLE EVENT — 610

624

NEXT (V/S TARGET)
PAGE PROPERTIES
FROM I-TLB

Taxi_Control.probe — 676

I-TLB PROTECTED — 186
PAGE PROPERTY

TAX! ENABLED
FOR CURRENT x86 CONTEXT

Taxi_State.pact — 482

— 670

PROBE! — 678

— 674

— 672

DECODED_PROBE_EVENT ◁

— 680

PROBE_MASK   620

PROBE FAILED RFE:
CLEAR CORRESPONDING
DECODED_PROBE_EVENT BIT

PROBE TIMER RELOAD

TIMER EXPIRED:
SET ALL PROBE MASK BITS

PROBE TIMER
630

FIG. 6B

AS EACH EVENT OCCURS DURING EXECUTION OF AN X86 PROGRAM IN CONVERTER 136 OR EMULATOR 316, MATERIALIZE AN EVENT CODE IN EVENT CODE LATCH 486, 487

PLA 650 PROCESSES THE EVENT CODE TO PRODUCE AT MOST ONE OF FIVE CLASSIFICATIONS OF THE EVENT, "JNZ" 660, "CONDITIONAL JUMP" 661, "NEAR JUMP" 662, "NEAR CALL" 663, "FAR CALL" 664, OR "EMULATOR PROBE" 665 — 650

THE BIT 660-665 IS ANDED WITH THE PROBE PAGE PROPERTIES 624 FROM TLB 116 AND TAXI_STATE.PROBE_MASK 620 — 670

OR TOGETHER THE PRODUCTS OF THE ANDS. THE SUM OF THE OR REPRESENTS THE PREDICATE "THE EVENT CODE 592 IS AN EVENT ON A PAGE WHOSE PROBEABLE EVENT BIT IS CURRENTLY ENABLED IN TAXI_STATE.PROBE_MASK 620 AND THE TLB COPY OF THE PFAT PAGE PROPERTIES." — 672

AND THE SUM OF THE OR TOGETHER WITH SEVERAL MACHINE CONTEXT PREDICATES TO SEE IF THIS IS A PROBEABLE EVENT — 674   0

CONSULT THE BIT VECTOR TO VERIFY THAT THE PROBEABLE EVENT IS IN AN ADDRESS RANGE WITH A CORRESPONDING TRANSLATED CODE SEGMENT — 690   0

EXECUTE A TAXi INSTRUCTION TO MATERIALIZE A CONTEXT_AT_POINT ENTRY DESCRIBING THE CURRENT MACHINE STATE, TO SUPPLY ARGUMENTS TO THE PROBE EXCEPTION HANDLER — 682

DELIVER A PROBE EXCEPTION TO TRANSFER CONTROL TO THE SOFTWARE EXCEPTION HANDLER

RESUME EXECUTION IN X86 CONVERTER

PROBE PIPM 602 FOR AN ENTRY 640 CORRESPONDING TO THE ADDRESS OF THE TARGET OF THE EVENT

WAS A PIPM ENTRY FOUND?   N

Y

EVALUATE/VERIFY THE PRECONDITIONS FROM INTEGER PORTION 686 OF PIPM 602 ENTRY 640   MISMATCH

MATCH

EVALUATE/VERIFY THE PRECONDITIONS FROM FLOATING-POINT PORTION 688 OF PIPM 602 ENTRY 640, AND IF MISMATCHING, UNLOAD FLOATING-POINT CONTEXT AND RELOAD IT TO CONFORM TO PIPM

TRANSFER CONTROL TO THE TAXi TRANSLATED NATIVE CODE

CLEAR PROBE MASK BIT

FAIL: RESUME EXECUTION OF X86 BINARY IN CONVERTER 136

FIG. 6C

FIG. 7A

NON-PROCESSOR WRITE

Write DMU_Command

G-BUS

ADDRESS

DATA

<27:17> <16:12> <5> <4> <2> <1> <0> <3>

11 11 5 5

795a 792a 794a

796a 793a 791a

0 0 1 1 1 0 INTERRUPT

Read DMU_Status

64

MUX MUX D E A M X R

DMU_Status 720

11 5

702 704 R E S

11 5

MPF BITS A SECTOR O ENABLE (E) SMR #

714

R E

715 716 717 718 READ

CLOCK INPUTS

SECTOR ADDRESS

MPF ADDRESS

ENABLE

MPF MODIFY

MPF DATA

RESET

719

ANY A SET

RESET

OVERFLOW

O R S

790

FIG. 7B

714

724

MODIFIED PAGE FRAME BITS

6 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3 3 3 3 3
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2

720 723 728 727 725

A MBZ SECTOR 722 O E MBZ SMR#

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

MBZ

FIG. 7C

START

730 — IS DMU ENABLED ? → NO

↓ YES

CAPTURE SECTOR (BITS <30:17>) AND PAGE (BITS <16:12>) OF PHYSICAL ADDRESS — 731

ASSOCIATIVE SEARCH OF SECTOR CAMS 722 (FIG. 7E) — 740

MATCH ← → NO MATCH — 733 — 750

ALLOCATE AN AVAILABLE SMR 720 (FIG. 7F) → NONE AVAILABLE — 734

732 — SUCCESS — 735

ZERO MPF BITS 724 SET SECTOR CAM 722 : = SECTOR NUMBER

SET OVERRUN 728 AND ABORT

738 — 736

737 — TEST THE BIT SMR.MPF<PAGE> (FIG. 7G) → ONE

739 — ZERO   760,772,778

SET BIT SMR.MPF<PAGE>:=1 SET BIT DMU_STATUS.A:=1 REPORT ZERO-TO-ONE TRANSITION — 766

EXIT WITH NO ACTION

FIG. 7D

11 SECTOR ADDRESS

778
ALLOCATE
MATCHED
SMR TO WRITE 4 → WRITE LOGIC → SECTOR 702

4 x 11

740

741 SECTOR COMPARE

742 /4 MATCHED SECTORS

743 745 UNARY PRIORITY

744 MATCHED   746 /4 MATCHED SMR

779

| ALLOCATE	MATCHED	SMR TO WRITE	OTHER SMR
0	X	0	0
1	0	1	0
1	1	0	0

736

Sector match logic
FIG. 7E

772 RESET
711 711 711
READ
MPF ALL 0'S
0 TO 1 MPF TRANSITION
SMR TO WRITE 4 → WRITE LOGIC 753 → D A

751 INACTIVE SMR 754

746 MATCHED SMR /4
744 MATCHED → MUX
SMR TO READ /4
787 READ → MUX
/4 SMR TO WRITE 753

ALLOCATE MATCHED 744
728 OVERFLOW

773 750

		0 TO 1 TRANSITION 766	SMR TO WRITE		OTHER SMR	
READ 719	MPF ALL 0'S 767		WRITE 774	DATA 775	WRITE 776	DATA 777
0	0	0	0	X	0	X
0	0	1	1	1	0	X
0	1	0	1	0	0	X
0	1	1	-	-	-	-
1	X	X	1	0	0	X

SMR Allocation logic
FIG. 7F

FIG. 7G

MPF update logic

Diagram labels:
- RESET
- 760
- 718
- 715 — ALLOCATE
- 744 — MATCHED
- MPF MODIFY
- 716 — SMR TO WRITE / 4
- 753
- WRITE LOGIC 768
- 770, 771
- MPF
- 710, 710
- 32
- 4 X 32
- MUX 761
- SMR TO WRITE / 4
- MATCHED
- 762
- 32
- 710
- MPF BIT UPDATE 763
- 32
- 767
- MPF ALL 0'S
- MPF DATA
- 716 — MPF MODIFY
- MPF ADDRESS / 5
- 704
- 766
- 0 TO 1 MPF TRANSITION
- 764

	718	715	744	716	770	771
	RESET	ALLOCATE	MATCHED	MPF MODIFY	SMR TO WRITE / WRITE	OTHER SMR
	0	X	X	0	0	0
	0	0	0	1	0	0
	0	X	1	1	1	0
	0	1	X	1	1	0
	1	X	X	X	1	1

736

MPF MODIFY	ADDRESSED MPF BIT (OLD)	MPF DATA (NEW)	0TO1 TRANSITION	ADDRESSED MPF BIT (NEW)
0	0	X	0	0
0	1	X	0	1
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	0	1

765

SECTOR

MPF

A

4

SMR
SELECT   782

4 x 11
784

4 x 32
784

MUX   MUX

4   11   32   BINARY
ENCODE

783

785
ENABLE

3

786   786   786

SMR TO READ   SECTOR   MPF BITS   SMR #   ANY A SET
787   722   714   725

DMU_Status read

FIG. 7H

790

797

795b   793b   791b
796b   794b   792b

| MBZ | SECTOR | MPF# | MBZ | D | E | R | A | M | X |

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

FIG. 7I

COMMAND BIT	BIT POSITION	MEANING
D	5	DISABLE MONITORING OF DMA WRITES BY CLEARING THE DMU ENABLE FLAG
E	4	ENABLE MONITORING OF DMA WRITES BY SETTING THE DMU ENABLE FLAG
R	3	RESET ALL SMRS: CLEAR ALL A AND MPF BITS AND CLEAR THE DMU OVERRUN FLAG
A	2	ALLOCATE AN INACTIVE SMR ON A FAILED SEARCH
M	1	ALLOW MPF MODIFICATIONS
X	0	NEW MPF BIT VALUE TO RECORD ON SUCCESSFUL SEARCH (OR ALLOCATION)

M	X	ACTION
0	-	INHIBIT MODIFICATION OF THE MPF BIT
1	0	CLEAR THE CORRESPONDING MPF BIT
1	1	SET THE CORRESPONDING MPF BIT

FIG. 7J

800

TIO 810   EXT<1:0>

EN	PR	ASI<2:0>	R	W	X	PAGE	B	D	G	LIMIT[19:0]	BASE[31:0]
63	62	61 59	58	57	56	55	54	53	52	51 32	31 0

SIZE	BIT(S)	NAME	FUNCTION
1	63	SEG.EN	ENABLES SEGMENT LIMIT/PROTECTION CHECKING
1	62	SEG.PR	CHOOSES WHICH PROTECTION BITS TO USE FOR PAGE TABLE PROTECTION - (0 MEANS PSW.UK OR 1 MEANS MISC.UK)
3	61:59	SEG.AS	ADDRESS SPACE (ONLY USED WHEN SEG.PAGE IS 0)
		SEG.TIO, SEG.EXT	ADDRESS SPACE EXTENSION (ONLY USED WHEN SEG.PAGE IS 1)
3	58:56	SEG.RWX	READ/WRITE/EXECUTE '1' MEANS ENABLED - ALL 000 MEANS IT'S AN INVALID SEGMENT
1	55	SEG.PAGE	ENABLES THE PAGING SYSTEM -- (TRANSLATION AND CHECKING)
1	54	SEG.B	SEGMENT SIZE (1 MEANS 32-BIT, 0 MEANS 16-BIT)
1	53	SEG.D	SEGMENT DIRECTION (0 MEANS EXPAND UP)
1	52	SEG.G	SIZE OF LIMIT (1 MEANS IT'S IN 4k PAGES)
20	51:32	SEG.LIMIT	SEGMENT LIMIT
32	31:0	SEG.BASE	SEGMENT BASE

FIG. 8A

AT CODE GENERATION TIME:

CASE 1, LITTLE OPTIMIZATION: _____ 840

841
IF THIS LOAD IS OPTIMIZED,   YES   842

NO

MARK THE CONVENTIONAL DESCRIPTOR TO INDICATE THAT IT MUST BE CLONED IN THE PROLOG

EMIT A LOAD THROUGH THE DESCRIPTOR TO BE CLONED BY THE CODE EMITTED AT 866, 868, WHOSE TAXi OPTIMIZED LOAD BIT 810 IS ONE   843

ELSE IF THE LOAD IS KNOWN TO BE (OR BELIEVED TO BE) TO NON-WELL-BEHAVED MEMORY   844
YES

NO   EMIT THE LOAD THROUGH THE CONVENTIONAL SEGMENT DESCRIPTOR USED BY THE EMULATOR, WHOSE TAXi OPTIMIZED LOAD BIT 810 IS ZERO.

845

ELSE
846   CHOOSE A SEGMENT DESCRIPTOR HEURISTICALLY   847

CASE 2, AGGRESSIVE OPTIMIZATION ENABLED: _____ 850

851
IF THIS LOAD IS OPTIMIZED,   YES   852

NO

EMIT A LOAD THROUGH THE CONVENTIONAL SEGMENT DESCRIPTOR USED BY THE EMULATOR, WHOSE TAXi OPTIMIZED LOAD BIT 810 IS ONE.

ELSE IF THE LOAD IS KNOWN TO BE (OR BELIEVED TO BE) TO NON-WELL-BEHAVED MEMORY   853
YES   854

NO

MARK THE CONVENTIONAL DESCRIPTOR TO INDICATE THAT IT MUST BE CLONED IN THE PROLOG

EMIT THE LOAD THROUGH THE DESCRIPTOR TO BE CLONED BY THE CODE EMITTED AT 866, 868, WHOSE TAXi OPTIMIZED LOAD BIT 810 IS ZERO.

855

ELSE
856   CHOOSE A SEGMENT DESCRIPTOR HEURISTICALLY   857

FIG. 8B

TAXi CODE PROLOG GENERATION BY TAXi TRANSLATOR

862   860

FOR EACH NATIVE X86 SEGMENT DESCRIPTOR: ───────── DONE ─────

864

IF THIS DESCRIPTOR IS MARKED TO INDICATE THAT A CLONED COPY IS REQUIRED
(REFLECTING BOTH OPTIMIZED AND UNOPTIMIZED REFERENCES THROUGH THIS SEGMENT
DESCRIPTOR)

─ ELSE ─   THEN   866

EMIT CODE TO COPY ONE OF THE X86 SEGMENT DESCRIPTORS TO ONE OF THE
SEGMENT DESCRIPTOR REGISTERS RESERVED FOR TAXi CODE. THE TAXi
OPTIMIZED LOAD BIT 810 OF THE SEGMENT DESCRIPTOR IS GUARANTEED TO MATCH
TAXi_CONTROL.TIO 820

868

EMIT CODE TO EXPLICITLY SET THE VALUE OF THE CLONED DESCRIPTOR'S TAXi
OPTIMIZED LOAD 810 TO THE OPPOSITE VALUE.

EMIT CODE TO IMPLEMENT THE TRANSLATED HOT SPOT OF THE X86 CODE

FIG. 8C